| 166 | 7 | 23 |
| Downloads | Citas | Reads |
在简要介绍分时交替模数转换器采样技术及通道失配对其影响机理的基础上,阐述了近年来国内外分时交替模数转换器误差校准技术的最新研究进展,归纳了各个校准技术的实现方法及优缺点。大多数校准技术具有误差估计精度高、收敛速度快、自适应性强等优点,同时存在计算复杂、资源浪费、硬件实现困难等缺点;并进一步分析了当前校准技术存在的关键问题,如输入信号类型及带宽受限、未考虑非线性失配、对于高速高分辨率分时交替模数转换系统应用困难等。最后对未来的发展趋势进行了展望,为推进该领域的研究提供了参考。
Abstract：The channel mismatch calibration techniques of time-interleaved analog-to-digital converter were reviewed.The study on the sampling technology of time-interleaved analog-to-digital converter was introduced and the influence mechanism of channel mismatch was analyzed briefly, then the latest research progress of the domestic and foreign error calibration techniques of time-interleaved analog-to-digital converter was elaborated. The implementation methods, advantages and disadvantages of each calibration technique were summarized. Most of the calibration techniques have the advantages of high error estimation accuracy, fast convergence speed and strong adaptability; at the same time, they have the disadvantages of complex computation, waste of resources and difficulty in hardware implementation. The key problems of current calibration techniques were further analyzed, such as the limitation of input signal type and bandwidth, nonlinear mismatch not considered, and the difficulty in the application of high-speed and high-resolution time-interleaved analog-digital conversion system. Finally, future development trends were prospected. These findings can provide a reference for advancing the research field.
[1]BLACK W C,HODGES D A.Time interleaved converter arrays[J].IEEE Journal of Solid-State Circuits,1980,15(6):1022-1029.
[2]SEO M,RODWELL M.Generalized blind mismatch correction for a two-channel time-interleaved ADC:analytic approach[C]//Proceedings of the 2007 IEEE International Symposium on Circuits and Systems,May 27-30,2007,New Orleans,LA.New York:IEEE Xplore,2007:109-112.
[3]LUO C C,ZHU L C,MCCLELLAN J H.Coordinated blind calibration for time interleaved ADCS[C]//Proceedings of the2013 IEEE International Conference on Acoustics,Speech and Signal Processing,May 26-31,2013,Vancouver,BC,Canada.New York:IEEE Xplore,2013:3890-3894.
[4]杨扩军，田书林，蒋俊，等.基于TIADC的20 GS/s高速数据采集系统[J].仪器仪表学报，2014,35(4):841-849.
[5]潘卉青.高速TIADC并行采样系统综合校正技术研究[D].成都：电子科技大学，2010.
[6]杨扩军.TIADC系统校准算法研究与实现[D].成都：电子科技大学，2015.
[7]唐邵春.基于时间并行交替技术的超高速高精度波形数字化研究[D].合肥：中国科学技术大学，2012.
[8]张昊，师奕兵，王志刚.时间交替ADC通道失配误差的LS法估计[J].仪器仪表学报，2010,31(5):1161-1166.
[9]张昊，师奕兵，王志刚.基于最小二乘的TIADC通道失配估计[J].四川大学学报（工程科学版），2011,43(1):149-156.
[10]ELBORNSSON J,EKLUND J E.Blind estimation of timing errors in interleaved AD converters[C]//Proceedings of the 2001 IEEE International Conference on Acoustics,Speech,and Signal Processing,May 7-11,2001,Salt Lake City,UT,USA.New York:IEEE Xplore,2001:3913-3916.
[11]ELBORNSSON J,FOLKESSON K,EKLUND J E.Measurement verification of estimation method for time errors in a time-interleaved A/D converter system[C]//Proceedings of the 2002 IEEE International Symposium on Circuits and Systems.May 26-29,2002,Phoenix-Scottsdale,AZ,USA.New York:IEEE Xplore,2002:III.
[12]JAMAL S M,FU D H,SINGH M P,et al.Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2004,51(1):130-139.
[13]HUANG S,LEVY B C.Blind calibration of timing offsets for four-channel time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2007,54(4):863-876.
[14]ZOU Y X,XU X J.Blind timing skew estimation using source spectrum sparsity in time-interleaved ADCs[J].IEEE Transactions on Instrumentation and Measurement,2012,61(9):2401-2412.
[15]LIU S J,XU X J,ZOU Y X.Blind timing skew estimation based on spectra sparsity and all phase FFT for time-interleaved ADCs[C]//Proceedings of the 2015 IEEE International Conference on Digital Signal Processing (DSP),July 21-24,2015,Singapore.New York:IEEE Xplore,2015:926-930.
[16]WANG Z H,HOU Z X,SU F.All phase FFT spectrum analysis[J].Journal of China Institute of Communications,2003,24(11A):16-19.
[17]KONUK B,HAKYEMEZ S E.Calibration and equalization methods for mismatch errors in a high frequency two-channel time-interleaved ADC[C]//Proceedings of the 2012IEEE 55th International Midwest Symposium on Circuits and Systems,August 5-8,2012,Boise,ID,USA.New York:IEEE Xplore,2012:258-261.
[18]PEREIRA J M D,GIRAO P M B S,SERRA A M C.An FFT-based method to evaluate and compensate gain and offset errors of interleaved ADC systems[J].IEEE Transactions on Instrumentation and Measurement,2004,53 (2):423-430.
[19]LI J,WU S Y,LIU Y,et al.A digital timing mismatch calibration technique in time-interleaved ADCs[J].IEEETransactions on Circuits and Systems II:Express Briefs,2014,61(7):486-490.
[20]HUANG L,LIN B Y,ZHANG S D.A digital-background TIADC calibration architecture and a fast calibration algorithm for timing-error mismatch[C]//Proceedings of the2007 7th International Conference on ASIC,October 22-25,2007,Guilin,China.New York:IEEE Xplore,2007:253-256.
[21]KHAN S R,FERDOUSI A,CHOI G.Hardware feasible offset and gain error correction for time-interleaved ADC[C]//Proceedings of the 2017 International So C Design Conference,November 5-8,2017,Seoul,South Korea.New York:IEEE Xplore,2017:254-255.
[22]杨扩军，孔祥伟，施佳丽，等.数理统计和频谱分析的TIADC误差校正方法[J].电子科技大学学报，2018,47(1):43-50.
[23]PARKEY C R,MIKHAEL W B.Time interleaved analog to digital converters:tutorial 44[J].IEEE Instrumentation and Measurement Magazine,2013,16(6):42-51.
[24]卢婷婷.基于TIADC的数据采集系统的设计与实现[D].南京：东南大学，2016.
[25]HSU C C,HUANG F C,SHIH C Y,et al.An 11b 800MS/s time-interleaved ADC with digital background calibration[C]//Proceedings of the 2007 IEEE International Solid-State Circuits Conference Digest of Technical Papers,February 11-15,2007,San Francisco,CA,USA.New York:IEEE Xplore,2007:464-615.
[26]FU D H,DYER K C,LEWIS S H,et al.A digital background calibration technique for time-interleaved analogto-digital converters[J].IEEE Journal of Solid-State Circuits,1998,33(12):1904-1911.
[27]田书林，潘卉青，王志刚.一种并行采样中的自适应非均匀综合校准方法[J].电子学报，2009,37(10):2298-2301.
[28]王亚军，李明.TIADC通道误差自适应修正方法[J].西安电子科技大学学报，2013,40(3):27-35.
[29]ABBASZADEH A,DABBAGH-SADEGHIPOUR K.An efficient postprocessor architecture for channel mismatch correction of time interleaved ADCs[C]//Proceedings of the2010 18th Iranian Conference on Electrical Engineering,May 11-13,2010,Isfahan,Iran.New York:IEEE Xplore,2010:382-385.
[30]PAN H Q,TIAN S L,YE P.An adaptive synthesis calibration method for time-interleaved sampling systems[J].Metrology and Measurement Systems,2010,17(3):405-414.
[31]HARRIS F,CHEN X F,VENOSA E.A novel PR channelizer-based architecture for estimation and correction of timing and gain mismatches in two channel TI-ADCs[C]//Proceedings of the 2012 IEEE 55th International Midwest Symposium on Circuits and Systems,August 5-8,2012,Boise,ID,USA.New York:IEEE Xplore,2012:1140-1143.
[32]ELBORNSSON J,GUSTAFSSON F,EKLUND J E.Blind equalization of time errors in a time-interleaved ADC system[J].IEEE Transactions on Signal Processing,2005,53(4):1413-1424.
[33]DYER K C,FU D H,LEWIS S H,et al.An analog background calibration technique for time-interleaved analog-to-digital converters[J].IEEE Journal of Solid-State Circuits,1998,33(12):1912-1919.
[34]SETTERBERG B,POULTON K,RAY S,et al.A 14b2.5 GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction[C]//Proceedings of the 2013 IEEE International SolidState Circuits Conference Digest of Technical Papers,February 17-21,2013,San Francisco,CA,USA.New York:IEEE Xplore,2013:466-467.
[35]CONROY C S G,CLINE D W,GRAY P R.An 8 b 85MS/s parallel pipeline A/D converter in 1 mu m CMOS[J].IEEE Journal of Solid-State Circuits,1993,28(4):447-454.
[36]MANEATIS J G.Low-jitter process-independent DLL and PLL based on self-biased techniques[J].IEEE Journal of Solid-State Circuits,1996,31(11):1723-1732.
[37]KIM B,WEIGANDT T C,GRAY P R.PLL/DLL system noise analysis for low jitter clock synthesizer design[C]//Proceedings of IEEE International Symposium on Circuits and Systems-ISCAS′94.30,May 30-June 2,1994,London,UK.New York:IEEE Xplore,1994:31-34.
[38]WU L,BLACK W C.A low-jitter skew-calibrated multiphase clock generator for time-interleaved applications[C]//Proceedings of the 2001 IEEE International Solid-State Circuits Conference Digest of Technical Papers ISSCC,February 7,2001,San Francisco,CA,USA.New York:IEEE Xplore,2001:396-397.
[39]CAMARERO D,KALAIA K B,NAVINER J F,et al.Mixed-signal clock-skew calibration technique for timeinterleaved ADCs[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2008,55(11):3676-3687.
[40]HAFTBARADARAN A,MARTIN K W.A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2008,55(3):234-238.
[41]EL-CHAMMAS M,MURMANN B.A 12 GS/s 81 m W 5 bit time-interleaved flash ADC with background timing skew calibration[J].IEEE Journal of Solid-State Circuits,2011,46(4):838-847.
[42]ZHANG P,CHEN Z J,WEI H G,et al.A charge pump based timing-skew calibration for time-interleaved ADC[C]//Proceedings of the 2011 IEEE 54th International Midwest Symposium on Circuits and Systems,August 7-10,2011,Seoul,South Korea.New York:IEEE Xplore,2011:1-4.
[43]JOHANSSON H,LOWENBORG P,VENGATTARA-MANE K.Least-squares and minimax design of polynomial impulse response FIR filters for reconstruction of two-periodic nonuniformly sampled signals[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2007,54 (4):877-888.
[44]JOHANSSON H,LOWENBORG P.A least-squares filter design technique for the compensation of frequency response mismatch errors in time-interleaved A/D converters[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2008,55(11):1154-1158.
[45]陈红梅.高速时间交织模数转换器数字校准技术研究[D].合肥：中国科学技术大学，2017.
[46]JOHANSSON H,L魻WENBORG P.Reconstruction of nonuniformly sampled bandlimited signals by means of time-varying discrete-time FIR filters[J].EURASIP Journal on Advances in Signal Processing,2006,2006 (1):064185.
[47]LIM Y C,ZOU Y X,LEE J W,et al.Time-interleaved analog-to-digital-converter compensation using multichannel filters[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2009,56(10):2234-2247.
[48]TA V T,THI Y H,LE DUC H,et al.Fully digital background calibration technique for channel mismatches in TIADCs[C]//Proceedings of the 2018 5th NAFOSTED Conference on Information and Computer Science,November23-24,2018,Ho Chi Minh City,Vietnam.New York:IEEE Xplore,2018:270-275.
[49]JOHANSSON H,L魻WENBORG P,VENGATTARAMANEK.Reconstruction of M-periodic nonuniformly sampled signals using multivariate polynomial impulse response time-varying FIR filters[C]//Proceedings of the 2006 14th European Signal Processing Conference,September 4-8,2006,Florence,Italy.New York:IEEE Xplore,2006:1-4.
[50]张睿.时间交叉模数转换器数字校准技术研究[D].合肥：合肥工业大学，2012.
[51]JOHANSSON H,LOWENBORG P.Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters[J].IEEE Transactions on Signal Processing,2002,50(11):2757-2767.
[52]TERTINEK S,VOGEL C.Reconstruction of two-periodic nonuniformly sampled band-limited signals using a discrete-time differentiator and a time-varying multiplier[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2007,54(7):616-620.
[53]TERTINEK S,VOGEL C.Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2008,55(8):2273-2286.
[54]JAMAL S M,FU D H,CHANG N C J,et al.A 10b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration[J].IEEE Journal of Solid-State Circuits,2002,37(12):1618-1627.
[55]VOGEL C,MENDEL S.A flexible and scalable structure to compensate frequency response mismatches in time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2009,56(11):2463-2475.
[56]VESMA J,SARAMAKI T.Optimization and efficient implementation of FIR filters with adjustable fractional delay[C]//Proceedings of the 1997 IEEE International Symposium on Circuits and Systems,June 12,1997,Hong Kong,China.New York:IEEE Xplore,1997:2256-2259.
[57]刘艳茹，田书林，王志刚，等.一种基于Farrow滤波器的并行采样时间误差校正[J].电子测量与仪器学报，2010,24(1):50-54.
[58]秦国杰，刘国满，高梅国，等.一种时间交替ADC时间失配误差自适应校正方法[J].仪器仪表学报，2013,34(12):2730-2735.
[59]GUO M Q,SIN S W,SENG-PAN U S,et al.Split-based time-interleaved ADC with digital background timing-skew calibration[C]//Proceedings of the 2017 13th Conference on Ph D Research in Microelectronics and Electronics,June12-15,2017,Giardini Naxos,Italy.New York:IEEEXplore,2017:113-116.
[60]GUO M Q,MAO J J,SIN S W,et al.A 1.6 GS/s 12.2 m Wseven-/eight-way split time-interleaved SAR ADC achieving 54.2 d B SNDR with digital background timing mismatch calibration[J].IEEE Journal of Solid-State Circuits,2020,55(3):693-705.
[61]HUNG T C,LIAO F W,KUO T H.A 12 bit time-interleaved 400 MS/s pipelined ADC with split-ADC digital background calibration in 4,000 conversions/channel[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2019,66(11):1810-1814.
[62]YIN M W,YE Z F.First order statistic based fast blind calibration of time skews for time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2020,67(1):162-166.
[63]FENG Y F,GAI W X,CUI X L.A statistics-based background timing skew calibration algorithm for time-interleaved ADCs[C]//Proceedings of the 2019 IEEE International Conference on Electron Devices and Solid-State Circuits,June 12-14,2019,Xi′an,China.New York:IEEEXplore,2019:1-2.
[64]SALIB A,FLANAGAN M F,CARDIFF B.A high-precision time skew estimation and correction technique for time-interleaved ADCs[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2019,66 (10):3747-3760.
[65]ELBORNSSON J,GUSTAFSSON F,EKLUND J E.Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2004,51(1):151-158.
[66]SEO M,RODWELL M J W,MADHOW U.Blind correction of gain and timing mismatches for a two-channel time-interleaved analog-to-digital converter[C]//Proceedings of the Conference Record of the Thirty-Ninth Asilomar Conference on Signals,Systems and Computers,October 30-November 2,2005,Pacific Grove,CA,USA.New York:IEEE Xplore,2005:1121-1125.
[67]DIVI V,WORNELL G.Scalable blind calibration of timing skew in high-resolution time-interleaved ADCs[C]//Proceedings of the 2006 IEEE International Symposium on Circuits and Systems,May 21-24,2006,Island of Kos,Greece.New York:IEEE Xplore,2006:3390-3393.
[68]YIN M W,YE Z F.Adaptive blind correction of TIADCmismatch based on cyclic autocorrelation[C]//Proceedings of the 2018 IEEE 3rd International Conference on Image,Vision and Computing,June 27-29,2018,Chongqing,China.New York:IEEE Xplore,2018:927-930.
[69]SELVA J.Functionally weighted Lagrange interpolation of band-limited signals from nonuniform samples[J].IEEETransactions on Signal Processing,2009,57(1):168-181.
[70]ZOU Y X,ZHANG S L,LIM Y C,et al.Timing mismatch compensation in time-interleaved ADCs based on multichannel Lagrange polynomial interpolation[J].IEEETransactions on Instrumentation and Measurement,2011,60(4):1123-1131.
[71]MAYMON S,OPPENHEIM A V.Sinc interpolation of nonuniform samples[J].IEEE Transactions on Signal Processing,2011,59(10):4745-4758.
[72]POULTON K,CORCORAN J J,HORNAK T.A 1-GHz6-bit ADC system[J].IEEE Journal of Solid-State Circuits,1987,22(6):962-970.
[73]TSAI T H,HURST P J,LEWIS S H.Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2006,53(10):1133-1137.
[74]TILDEN S J,LINNENBRINK T E,GREEN P J.Overview of IEEE-STD-1241"standard for terminology and test methods for analog-to-digital converters"[C]//Proceedings of the16th IEEE Instrumentation and Measurement Technology Conference,May 24-26,1999,Venice,Italy.New York:IEEE Xplore,1999:1498-1503.
[75]VOGEL C,KUBIN G.Analysis and compensation of nonlinearity mismatches in time-interleaved ADC arrays[C]//Proceedings of the 2004 IEEE International Symposium on Circuits and Systems,May 23-26,2004,Vancouver,BC,Canada.New York:IEEE Xplore,2004:I-593.
[76]ASAMI K,SUZUKI H,MIYAJIMA H,et al.Technique to improve the performance of time-interleaved A-D converters with mismatches of non-linearity[C]//Proceedings of the 2008 17th Asian Test Symposium,November 24-27,2008,Hokkaido,Japan.New York:IEEE Xplore,2008:105-110.
[77]GOODMAN J,MILLER B,HERMAN M,et al.Polyphase nonlinear equalization of time-interleaved analog-to-digital converters[J].IEEE Journal of Selected Topics in Signal Processing,2009,3(3):362-373.
[78]GIN魪S A J,PERALIAS E J,RUEDA A.Black-box calibration for ADCs with hard nonlinear errors using a novel INL-based additive code:a pipeline ADC case study[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2017,64(7):1718-1729.
[79]SALIB A,FLANAGAN M F,CARDIFF B.A generic foreground calibration algorithm for ADCs with nonlinear impairments[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2019,66(5):1874-1885.
[80]LI D Q,DING R X,ZHU Z M,et al.A background timing skew calibration technique in time-interleaved ADCs with second order compensation[C]//Proceedings of the2018 IEEE Asia Pacific Conference on Circuits and Systems,October 26-30,2018,Chengdu,China.New York:IEEE Xplore,2018:53-56.
[81]YIN Y S,JIAN M C,CHEN H M.A digital calibration technique for timing mismatch in a four-channel time-interleaved ADCs[C]//Proceedings of the 2016 13th IEEEInternational Conference on Solid-State and Integrated Circuit Technology,October 25-28,2016,Hangzhou,China.New York:IEEE Xplore,2016:1546-1548.
[82]THI Y H,TA V T,DUC H L,et al.Background calibration of multiple channel mismatches in time-interleaved ADCs[C]//Proceedings of the 2019 3rd International Conference on Recent Advances in Signal Processing,Telecommunications and Computing,March 21-22,2019,Hanoi,Vietnam.New York:IEEE Xplore,2019:43-47.
[83]LE DUC H,NGUYEN D M,JABBOUR C,et al.All-digital calibration of timing skews for TIADCs using the polyphase decomposition[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2016,63(1):99-103.
[84]CHAKRAVARTHI M V N,BHUMA C M.Detection and correction of sampling-time-errors in an N-channel timeinterleaved ADC using genetic algorithm[C]//Proceedings of the 2017 14th IEEE India Council International Conference,December 15-17,2017,Roorkee,India.New York:IEEE Xplore,2017:1-6.
[85]LIU S J,YANG S S,LV N.Calibration of timing mismatch in a two-channels time-interleaved ADC based on testing signal and its verification on FPGA[C]//Proceedings of the 2016 13th IEEE International Conference on SolidState and Integrated Circuit Technology,October 25-28,2016,Hangzhou,China.New York:IEEE Xplore,2016:1473-1475.
[86]WANG X,LI F L,JIA W,et al.A 14-bit 500-MS/s time-interleaved ADC with autocorrelation-based time skew calibration[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2019,66(3):322-326.
[87]李雪原，孙蕊，陈红梅，等.基于导数相乘的TIADC时间失配误差校准算法[J].微电子学，2019,49(3):378-384.
[88]闫辉，邓红辉，万祝娟，等.误差提取自适应修正的前馈式TIADC校准算法[J].电子测量与仪器学报，2019,33(6):171-176.
[89]LI J Y,XIAO D D,ZHANG Y.Design and implementation of a 5.2GS/s 12-bit wideband sampling system based on TI-ADC[C]//Proceedings of the 2019 IEEE 8th Joint International Information Technology and Artificial Intelligence Conference,May 24-26,2019,Chongqing,China.New York:IEEE Xplore,2019:54-57.
Basic Information:
DOI：10.12194/j.ntu.20200511001
China Classification Code:TN792
Citation Information:
[1]刘聪,罗向东,牛光珊.分时交替模数转换器通道失配校准技术进展[J].南通大学学报(自然科学版),2021,20(02):43-56.DOI:10.12194/j.ntu.20200511001.
Fund Information:
国家自然科学基金重大科研仪器研制项目（61927806）